The common approach to reduce cache conflicts is to increase the associativity. From a dynamic power perspective this associativity comes at a high cost. In this paper we present miss ratio performance and a dynamic power comparison for set-associative caches, a skewed cache and also for a new organization proposed, the elbow cache. The elbow cache extends the skewed cache organization with a relocation strategy for conflicting blocks.
INTRODUCTION
The emerging trends towards chip multiprocessors and Symmetric Multi-Threading (SMT) make shared on-chip caches increasingly common. With multiple threads sharing a cache, it has been shown that the likelihood of destructive sharing increases [10, 21] . To reduce conflict misses, the degree of associativity is often increased. Adding associativity usually comes at a cost in dynamic power consumption. As power consumption has risen to become a first class performance limiting factor, the cost of increasing associativity from an chip power budget perspective may be significant, especially considering highly replicated CMP designs.
1 Consequently there is a need for conflict tolerant caches with low power consumption.
Skewed 2-way associative caches have been shown to perform comparable with a 4-way set-associative cache [25] . We will in this paper introduce a new skewed cache design with a replacement strategy based on victim relocation and show that this design outperforms conventional skewed caches. This scheme is called the elbow cache.
Since skewed 2-way caches only use half as many bitlines and sense amps as a 4-way associative for each read access, one may suggest that it would consume half as much power. On the other hand it requires two decoders, each connected to half of the wordlines. Because of this the optimized access time and power consumption is different from a conventional 2-way set-associative cache.
We will in this paper present a detailed comparison between the dynamic power consumption of a skewed cache, set-associative caches and the proposed elbow cache organization. The cache designs evaluated was optimized by subarray partitioning making the comparison between organizations as fair as possible.
Cache access time is a critical factor in many designs and the additional delay incurred by the skewing function has been viewed as a major drawback of skewed associative caches. We will present a pass-transistor based (XOR) skewing function implementation. By exploiting the early availability of the untranslated bits in the physical address we are able to significantly reduce the delay incurred by the skewing function. We believe this to make skewed caches a much more attractive design choice for timing critical caches.
The contribution of this paper is fourfold:
• We present a power consumption evaluation that shows that skewed caches are viable low power alternatives to highly associative caches.
• We introduce a new cache scheme, the elbow cache, that allows selected victims in a skewed cache to be relocated.
• We describe a fast pass-transistor based skewing function implementation.
• We present various optimizations that could be applied to skewed caches, such as timestamp-based replacement and interleaved way-banks.
THE SKEWED ASSOCIATIVE CACHE
The skewed associative cache was first introduced by Seznec et al. [25, 27] . A skewed cache is conceptually divided into multiple sub-banks each indexed by a different hash function. The insight behind skewed caches is that cache blocks that map to the same location in one of the banks are likely to map to different locations in the other. This is illustrated in Figure 1 with cache blocks A, B and C conflicting in the set-associative case but not in the skewed case. The effectiveness of the skewed strategy is of course highly dependent on the skewing functions. Thorough discussions on skewing functions are provided in [8, 19, 25, 26, 27] . We have throughout this paper used the xor-based skewing functions proposed by Bodin and Seznec [8] , where two subsets, A1 and A2, of the address bits are xor'ed together as described below. Let σ be the one bit rotational shift on an n-bit number and ⊕ represents a bitwise xor. The skewing functions are then:
TIMESTAMP-BASED REPLACEMENT
One of the challenges with skewed caches is the replacement algorithm. Since there are no fixed sets, any combination of victim pairs, one block from each bank, is possible. This makes it difficult to implement an exact ordering-based replacement algorithm like LRU [6] . Instead, approximative algorithms like the not recently used, enhanced (NRUE) have been proposed [8] . Another way of providing an ordering between cache blocks is to store a timestamp for each block. At replacement, the block with the least recent timestamp is chosen for eviction. We have found such timestamp-based replacement algorithms to outperform NRUE-replacement for skewed caches at the cost of extra area to hold the timestamps. Results supporting this is presented in Section 6.1.
In [16] Karlsson and Hagersten showed the usefulness of Cache Allocation Ticks (CAT)-based timestamps as block survival time metric in the RASCAL-cache. Assuming a uniform reference distribution, the likelihood of a cache line remaining in a cache depends on the number of new allocations performed since the cache line was last touched. Not on the number of cache accesses and/or the number of clock cycles.
2 This makes the scheme capable of identifying cache lines that are involved in severe conflicts and thus run the risk of being evicted from the cache unexpectedly early.
2 The probability for a cache line to remain in a fully associative cache with random replacement is
C , where L is the number of cache lines in the cache and C is the number of cache allocations since the line was last accessed. Hit:
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• The data and the tag of the two possible locations of X is read.
• The hit is detected
• The current time is written to the timestamp associated with X.
Miss:
• X is detected as a cache miss.
• The alternate locations C and D of A and B, are computed and the timestamps of A, B, C and D are retrieved.
• The oldest cache block C is chosen as victim.
• If a secondary victim candidate, C, is selected as victim it resides in a location not accessible to X so another block, A, that is accessible to X, is moved there and X is allocated where A used to be. Another advantage of using cache allocations instead of cache references or cycles is that the resolution of the timestamp is adjusted according to the miss ratio of the cache. This means that the number of bits used in the timestamp can be kept small without the risk of aliasing of the metric. Such CAT-based timestamps give a coarse recency ordering that is still fine-grained enough to distinguish between recent and old data.
The scheme uses a k-bit 3 global counter which is incremented each time a new cache block is allocated in the cache. For every cache access, the most significant bits of the current CAT-counter become the new timestamp for the cache block that was accessed. To limit the area overhead of the timestamps only a few of the most significant bits of the CAT-counter value is used. A sensitivity study has shown that 5 bits are sufficient. We have therefore used 5-bit CAT timestamps throughout this paper. Note that the new timestamp simply overwrites the old so no read-modifywrite operation is needed.
At the time of a replacement, the timestamps of the cache blocks are retrieved and the CAT-distance d for each block is calculated as shown in Figure 4 . Tcurr is the current value of the global CAT-counter and n is the number of bits in the timestamp. The cache block with highest distance is chosen for replacement.
THE ELBOW CACHE
The use of timestamps as replacement metric enables a coarse global, temporal ordering of all blocks in the cache. This ordering property is exploited by the scheme proposed in this paper, the elbow cache. An elbow cache extends a skewed organization by carefully selecting its victim and, in the case of a conflict, move the conflicting cache block to its alternate location in the other bank. In a sense, the new data item "uses its elbows" to make space for conflicting data instead of evicting it.
In the common case, a cache hit, the elbow cache works just as a CAT-based skewed cache and updates the timestamp for the accessed block. In the case of a cache miss there are four possible victims: the two primary candidates, at the locations hashed to by the address that generated the miss, and also the two secondary candidates residing at the alternate locations of the primary candidates. Figure 2a illustrates this, where blocks A and B are the primary candidates (i.e. in the two locations where the new data item X can be placed) and C and D are secondary candidates in the alternate locations of A and B respectively. Among the four blocks, the one with the oldest timestamp is selected as the victim. If a secondary victim candidate is selected, a relocation of the corresponding primary candidate occurs, overwriting the selected victim and freeing space for new data to be filled in (Figure 2b ). If the victim is a primary victim candidate no relocation is needed.
In case of a relocation the relocating cache block is written concurrently with the cache fill. This is possible since the fill and relocation always targets different banks. The preceding read of the relocating cache block can also be performed in parallel, in case the selected victim requires a writeback. If the victim data is clean however the relocation read may compete for cache access with regular accesses. To avoid extra ports for relocation and ensure that relocations don't stall other cache accesses the cache port arbitration policy may cancel a relocation altogether if no spare cache cycles are found.
Reducing the number of relocations
A relocation is costly from a power perspective, since a full cache block must be read and written. By imposing restrictions on when to relocate, the power consumption can be reduced. For all the simulation results reported in this paper the following restriction has been applied: First of all, at most one relocation per four misses is allowed. 4 We found that this restriction prevents extensive power consumption during high miss ratios, with negligible impact on performance. Secondly, we make use of the temporal information provided by our timestamps and only consider blocks with a short reuse distance for relocation. Any other block would be "old" and therefore less likely to be reused in the near future. In our simulations, a relocation can occur only if the selected primary victim has a distance of 3 or less. This significantly reduces the number of relocations without having any substantial impact on hit-ratio performance.
METHODOLOGY
The focus of this paper is comparing power consumption for different cache organizations. We have therefore limited our study to cache performance and do not present execution time approximations. Our performance results are reported in terms of miss ratio. Estimations of the dynamic power and access time of the elbow organization was obtained by modifying the Cacti version 3.2 model [28] . We have throughout this paper assumed a process technology of 100nm and simulated caches with a single read/write port. We have also assumed a fixed cycle time for all studied cache organizations, which is a conservative assumption on behalf of the skewed caches since they have shorter access time than the other organizations. This allows us to treat power and energy as exchangeable entities when comparing organizations. The choice of a single read/write port was made since many designs use such as building blocks, through duplication or double-pumping, to build multi-ported caches.
We used the Simics full system simulator [22] to simulate our different workloads. The Simics setup simulated a SPARC-V9 system running an unmodified Solaris 9 operating system. Our evaluation is based on the SPECint 2000 and SPLASH-2 benchmark suites together with two commercial Java workloads. The input data sets for SPLASH was taken from [24] while SPEC was run with the reference dataset.
Our simulated system is a four-way multi-threaded processor with a single data cache shared by all threads. We ran the SPLASH benchmarks with four threads to simulate a single application with several threads sharing the same address space and sharing the same cache. The SPEC benchmarks were used to simulate a machine with several unrelated applications running at once, also sharing the same cache. To create multiprocessor benchmarks from the SPECsuite we mixed four different sub-benchmarks from the suite into a single benchmark. The benchmark mix is shown in Table 3 , Appendix A. The two simulated Java middleware workloads, ECperf and SPECjbb, was described in detail by Karlsson et al. [17] . The Java workloads results are from uniprocessor simulations.
The SPLASH benchmarks were studied only in the parallel region of the code, and the caches were all warmed up before the measurements started. For the SPEC runs we fast-forwarded 10 Billion instructions into the benchmark before warming up the caches for 500 Million instructions. The measurements were then obtained for the following 2 Billion instructions.
The skewed and elbow caches are compared to a number of conventional set-associative caches with LRU replacement and various degrees of associativity. We present results for a 32KB data cache with 64-byte blocks. However, we have observed similar results for 16KB and 64KB caches.
CACHE PERFORMANCE RESULTS
In this section we present miss ratio performance results for a 2-way skewed cache, a 2-way elbow cache as well as 4-and 8-way set-associative caches. We present our performance evaluation in the terms of miss ratio normalized to a 2-way set-associative cache. Table 2 , Appendix A shows the absolute miss ratios for the 2-way set-associative cache.
CAT-Timestamp Metric Performance
Our first performance experiment is a comparison between different replacement metrics for skewed caches. We model a simple uniprocessor system and run the SPECint benchmarks. We simulate a perfect LRU replacement, a NRUE replacement and replacement based on CAT-timestamps (TS). The results are shown, as miss ratios normalized to a twoway set-associative cache, in Figure 3 where we also included a four-way set-associative cache for comparison. The results show that all replacement strategies perform similarly, but that timestamp replacement performs slightly better than NRUE-replacement.
Shared Cache Performance
The results of the SPLASH simulations are shown in Figure 5 When increasing associativity from 2-way to 4-way, we observe a substantial miss ratio reduction. The reduction beyond 4-way is very limited for most benchmarks. We do note however, that both the skewed and the elbow cache perform well in comparison to the other two caches. For the commercial java workloads we find that, in the case of ECperf, all organizations except the 2-way perform almost identically. In SpecJBB however the elbow cache performs better than both the 4-way and the skewed cache.
The SPEC benchmarks results are shown in Figure 6 . Unlike the SPLASH benchmarks, the reductions from 2-way set-associativity are quite small, around 10-20%. On the other hand, the 2-way set-associative cache has significantly higher miss ratio to begin with (See Table 2 , Appendix A). Like in the SPLASH case above, 4-way set-associativity captures most of the conflicting data. Benchmarks 1, 3 and 7 (BMK 01, BMK 03 and BMK 07) are exceptions however, and show a much higher reduction for the 8-way, skewed and elbow caches.
5 This is indicating a high amount of conflict misses and that conflict reduction beyond 4-way setassociativity is worthwhile. The results also show that both skewed and our proposed elbow cache are effective for these benchmarks.
POWER ESTIMATES
The power consumption of current architectures consists almost entirely of dynamic power. However as process technology advances the static power consumption is projected to make up an increasingly large portion of the total power. In this section we compare dynamic power consumption based on energy estimations for the skewed cache, the elbow cache and the 2, 4 and 8-way set-associative caches. We assume that the static power is similar for all of these designs.
Dynamic Power
As process technology scale to smaller feature sizes, the power consumed by the cache's sense-amplifiers makes up an increasingly large fraction of the total power consumed by a cache read. This can be observed by running Cacti with different technology parameters. Since the number of words read out in parallel determines how many bit-lines and sense-amplifiers that need to be activated during an access, associativity comes at an increasing cost in power. A common approach to reduce the access time and power consumption of a cache is to divide the SRAM-cell array into sub-arrays. Depending on the optimal aspect-ratio and sub-array size, bit-line-wise and word-line-wise divisions are applied. Hence an 8-way associative cache is not necessarily twice as wide as a 4-way associative cache, nor consumes twice as much power. In our evaluation, the sub-array divisions used for each particular organization was given by Cacti's optimization function. This function takes energy as well as access time, area and aspect ratio into account.
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As can be seen in Figure 7 , the per lookup energy for a cache hit, in the skewed/elbow cache 6 is 17% higher than for a 2-way set-associative cache, but only 75% and 44% of the energy consumption of a 4-way and 8-way cache respectively. The majority of this difference comes from the data sense amps. For the skewed cache the energy cost of having two decoders can also be seen in Figure 7 .
The dynamic power consumed by a cache can be computed by equation (3) below, where P Ld denotes the power 6 The power estimates are identical assuming that both caches use timestamp-based replacement.
consumed by loads and PSt represents the power associated with stores:
To simplify our study we have opted to exclude store power consumption. 7 The P F ill term is the additional power consumed while reading a new block from the L2 cache and filling it into the L1 cache when a cache miss occurs. The total dynamic load power for a conventional (or skewed) cache can be expressed as (4) . More details of our implementation assumptions are presented in Section 9.
Elbow Relocation Power
Due to the energy associated with a relocation in the elbow cache, the cache power consumption is also dependent on how often relocations occur. This, in turn, depends on 7 Since the tag and data is looked up sequentially in the case of a write, the write power is approximately the same for all organizations. the miss ratio. Hence, in the case of zero percent miss ratio and therefore no relocations, the elbow cache will consume the same amount of power as a skewed cache. For non-zero miss rates the power consumption will increase linearly with the miss rate and relocation frequency. Formula (5) shows the average load power for the elbow cache. freq Reloc is the probability of a relocation whenever a miss occurs.
Memory System Power
When evaluating power consumption for a certain level of the memory hierarchy it is also important to consider the power cost of accesses to the next level. To account for this we have included the power consumption of a 64-byte block load from an 8-way 1MB level two (L2) cache, with serial tag and data array lookups, in the fill power term (P F ill ). The traffic between a large L2 cache and the lower levels of the memory hierarchy should be similar for all the different L1 cache systems. The power consumption of other parts of the memory hierarchy, like the bus and memory, will therefore not affect our evaluation and is excluded. Figures 8 and 9 show the average energy-per-access of the SPLASH and SPEC simulations broken down into level one and level two cache accesses. The energy consumption for relocations in the elbow cache is also included. As can be seen in the graphs, the total power consumption is highly dependent on the miss ratio. For example, the total cache system power consumption for SPLASH is higher for the 2-way associative cache than for the skewed and elbow caches, although it is lower from an L1 power perspective.
SKEWING DELAY AND ACCESS TIME
The access time of a cache is very important for system performance, since it may affect the processor cycle time [12, 13] . Timing wise there are a few issues surrounding skewed caches that one must bear in mind. Since the elbow cache is an extension of the skewed cache concept it too will inherit these issues. One of the drawbacks of skewed caches, primarily affecting L1 caches, is that an additional number of physical address bits are required by the skewing functions to calculate the index. This makes virtually-indexed caches infeasible for realistic cache sizes. Another perhaps more serious drawback is the additional critical-path delay introduced by skewing functions. This extra delay can be substantial in the context of timing-critical L1 caches. To reduce the skewing delay we use a pass-transistor layout [31] for the xor-functions (Figure 10 ). If bits b and b-bar in the address are available before a and a-bar, this design can be used to reduce the skew-delay to a fraction of that of a logical gate. If the bit b is taken from the part of the address that does not need to be translated via the TLB, this criteria is fulfilled. This solution has limited the number of bits that are available to the skewing function. If we assume a page size of 8KB, 8 an address A can be written as A = {aN , ..., a0, b12, . .., b0} were bits bn belong to the physical part and an to the virtual part. Bits {b5, ..., b0} are used to index the word in each block. For our 32KB 2-way elbow cache that has 256 blocks in each bank, bits {a0, b12, ..., b6} would be xor'ed with bits {a9, ..., a1} to produce an ideal skewing function. 9 If we instead only apply the xor-function to the sets {b12, ..., b6} and {a8, ..., a1}, and let a0 fill in the missing most significant bit, we get a more restricted skew, but one were the pass-transistor layout is possible. All performance results reported in this paper use this type of skewing function, since the performance of skewed caches is not very sensitive to this type of restriction [30] . In our case, the pass-transistor design yield an access time overhead for the skewing function of less than 0.7%. This is however dependant on the width of the passtransistors.
By changing the sub-array division of the cache, speed can be traded for power and vice versa. We have chosen a configuration that enables our skewed/elbow cache to have a shorter access time, including skewing delay, than that of the 4-way or 8-way set-associative caches. the 8-way. Note that this study focuses on timing-critical caches where tag and data are accessed in parallel. If the latency of sequential tag and data lookup is tolerable, such a design is of course far better from a dynamic power perspective. This may however result in up to 60% higher access time [32] . We observe that the 2-way associative cache has a higher access time than the Skewed cache despite the additional skewing delay. This is a result of the fact that in the skewed cache design only half as many bit cells are connected to each decoder, and the shorter word line delay more than compensates for the skewing delay.
IMPLEMENTATION DETAILS
This section describes the assumed implementation of the skewed/elbow cache on which our modified Cacti-model was based.
First we have added a separate timestamp structure to hold the timestamp of each cache block in the cache. Assuming a 64-byte cache block size and 5-bit timestamps this gives an extra area cost of approximately 2% of the data array. The timestamps are separated per bank so that the first bank has one timestamp array and the second has another. Secondly we have used a physical layout of our skewed cache such that the two logically separate way-banks are interleaved into one physical bank. Therefore bit-line n from the first bank is placed close to bit-line n from the second bank, similar to the layout that of a 2-way set-associative array ( Figure 11) . By doing so, we get a better aspectratio on the array and also simplify the design of the wayselect logic. This helps when implementing the relocation functionality in the elbow cache, since the bit-lines of any two bit-cell pairs affected by the move will be physically adjacent.
To be able to look up both logical banks concurrently, two decoders are required. Each decoder is connected to half of the cells in the array. We assume that the additional wordlines can be routed in a different metal layer making extra word-line spacing unnecessary. It is still possible to make sub-array divisions with this arrangement, but when splitting an array bit-line-wise, restrictions must be made on the skewing functions so that an address is always mapped into the same sub-array by both way-functions. In the particular layout for our 32KB elbow cache however, these restrictions are less rigid than the ones already imposed by our solution to reduce the skewing delay, and do therefore not affect performance.
RELATED WORK
Some of the earlier work that has addressed the issue of reducing cache conflicts [13] is presented here. Jouppi [29] presented the victim cache, primarily for use in direct-mapped caches. Topham and Gonzales [15] studied the use of hash-functions for indexing a cache. Agarwal and Pudar [3] suggested column-associativity for improving direct-mapped caches. Seznec and Bodin [27] pioneered the work on skewed-associative caches. Further work on skewed caches is presented in some of their later papers [8, 25, 26] .
The power consumption of current architectures consist almost entirely of dynamic power. However as process technology advances the static power consumption is projected to make up an increasingly large portion of the total power. The Elbow cache organization presented in this study is evaluated from a dynamic power consumption aspect. The static power is expected to be the same as for a conventional 2-way associative design. However the proposed architecture may very well be combined with leakage power reduction techniques [11, 18, 33] .
Recently many proposals have been made of how to reduce the dynamic power consumption in various on-chip memory structures [2, 5, 7, 9, 14, 20, 34, 35] .
To overcome the latency penalty of a sequential access, Powell et al. proposes way-prediction [23] , to predict which way to access. This method has the drawback of multiple hit times, a correctly predicted hit and a mispredicted hit, and a significant prediction table size. An interesting alternative to consider is to apply skewed caches in this context. A skewed cache of lower associativity, and hence fewer ways to choose from, could be used to simplify such a design and improve the correct way-prediction rate.
Another proposed power saving approach is to shutdown unnecessary parts of the cache during periods of low utilization. Albonesi proposed the idea of Selective cache ways [4] where unneeded ways in a cache are shutdown.
CONCLUSION
Skewed caches are often very effective in reducing conflicts. The multi-threaded nature of emerging processors and the shared caches that follow, are likely to increase the need for such highly conflict tolerant designs. In this paper we revisit the skewed caches and evaluate them in the context of power consumption. A timestamp-based replacement metric is proposed.
We also introduce a new cache organization called the elbow cache. It extends a skewed cache by relocating conflicting cache blocks to their alternate locations. In this study we have evaluated the elbow cache in the context of data caches. The idea of relocation of data to reduce conflicts can however be applicable in many other areas as well, such as instruction caches, TLBs, BTBs etc.
Dynamic power evaluations for both the skewed and elbow caches are presented and compared to traditional set-associative caches. We find that despite the extra decoder and timestamp structure, the skewed caches per access power consumption is lower than that of an 8-way set-associative cache. When also taking L2 power into account, we find that the skewed and elbow cache configurations consume significantly less total power than both 4-way and 8-way set-associative cache configurations.
From our miss ratio evaluation we conclude that the timestamp based skewed cache shows surprisingly good performance compared with set-associative caches. The elbow cache further reduces the miss ratio at the cost of more complexity. Considering the constrained power budgets of today's processors, a skewed or an elbow cache should make an interesting alternative to those more traditional designs.
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